Low-Power VLSI Design for Edge IoT Devices: A Sub-Threshold 8-Bit RISC Core in 65 nm CMOS with Clock Gating, Dynamic Voltage Scaling, and Asynchronous Handshaking

Gaurav Patil, Amol Navale